WISHBONE Conmax IP Core: Overview

project properties

Category ::SoC
Standard::Wishbone compliant core
Development status :: Stable


This is a WISHBONE Interconnect Matrix IP core.It can interconnect up to 8 Masters and 16 Slaves

Some of the main features are:

Example SoC with the CONMAX IP Core

This IP Core is provided by:

www.ASICS.ws - Solutions for your ASIC/FPGA needs -

  • Verilog Source Code ,Test Bench & Documentation